Did I Just Do That on a Bunch of FPGAs?

Paul Chow

High-Performance Reconfigurable Computing Group

Department of Electrical and Computer Engineering University of Toronto

September 4, 2015



About the Talk Title

 It's the measure of success, at least regarding the "masses"

Why? If you want to be like software...

- Software programmers (usually)
 - Don't need to know what hardware they run on
 - x86, ARM, Sun
 - Don't worry about memory (much)
 - Don't need to make PCIe work first
- Software programmers work on top of abstractions
 - Programming environments languages and compilers, programming models, O/S, debuggers, other tools







September 4, 2015

FPL 2015 Reconfigurable Computing for the Masses, Really?

Ō

Þ





4

September 4, 2015

HLS is only the beginning

- HLS makes it easier to build the circuit using something closer to a software abstraction

 Performance not always great, but getting better fast
- Domain-specific languages will provide the best route to performance for software developers

Still missing a lot of other stuff! (Kunle said it...)




Why is Software "Easy"?


- Abstractions everywhere
 - Memory model
 - I/O
 - Services
- Don't need to worry about memory controllers, PCIe interfaces, ethernet MACs, building a network stack...
- FPGAs have lacked all of these things, at least in an open standard way




6

September 4, 2015





Communication Middleware





Ad a boo


9

Achieving Portability

Software Environment

SW Application SW Middleware SW OS Host-specific Hardware

Heterogeneous Environment



- Portability is achieved
 by using a Middleware
 abstraction layer. MPI
 natively provides
 software portability
- Our MPI provides a 0
 Hardware Middleware
 to enable hardware
 portability. The MPE
 provides the portable
 hardware interface to
 be used by a hardware
 accelerator

Molecular Dynamics

- Simulate motion of molecules at atomic level
- Highly compute-intensive
- Understand protein folding
- Computer-aided drug design

 FPGA simulator built and specified by a biochemistry Ph.D. student



Platform Evolution

FPGA portability and design abstraction facilitated ongoing migration.

Network of Five V2Pro PCI Cards (2006)

Network of BEE2 Multi-FPGA Boards (2007)





- First to integrate hardware acceleration
- Simple LJ fluids only September 4, 2015

• Added electrostatic terms • Added bonded terms FPL 2015 Reconfigurable Computing for the Masses, Really?

2010 – Xilinx/Nallatech ACP






Stack of 5 large Virtex-5 FPGAs + 1 FPGA for FSB PHY interface

Quad socket Xeon Server



3

Target Platform for MD



Performance Modeling


Problem :

Difficult to mathematically predict the expected speedup *a priori* due to the contentious nature of manyto-many communications.


Solution:

Measuring the non-deterministic behaviour using Jumpshot on the software version and back-annotate the deterministic behaviour.


Make use of existing tools!



Single Timestep Profile



Debugging: Multi-FPGA System-Level Simulation





• Test SW and HW ranks all at once

• No need to resynthesize

- Full visibility into the FPGA
- Good for modeling application-defined protocols at initial stages of development







Some Proprietary Solutions

- Impulse C
- Maxeler
- Others...
- Provide integrated environments using HLS from a proprietary language that abstracts many of the issues
- For the *masses*, we need open standards



Now OpenCL

- Adopted by both Altera and Xilinx
- Provides a higher-level software abstraction
 - Don't see PCIe
 - OpenCL runtime manages bitstreams, memory allocation, data transfer
 - Includes HLS for the kernels
- A knowledgeable software person can use
 - Must understand parallelism, basic architectural concepts, latency and throughput, I/O for data in terms of structure and protocols
 - Doesn't need to know about clocks
- Early days still, but you can see where it's going








2

September 4, 2015

Philosophy

- FPGAs should be capable as first class citizens just like processors
- Think about all processing elements as equal
 - Easier from a programming model perspective
 - Just have different benefits
- "Bury" FPGAs under existing programming models and platforms
 - Like we did with MPI






- demand, in seconds!
- Framework for HLS use HLS to create and then "drop in" accelerators

September 4, 2015





OpenCLoud


Naif Tarafdar, Eric Fukada, Rohan Pavone, Jack Yuan




September 4, 2015



OpenCL Heterogenous Model







OpenCLoud Overview

- Run OpenCL application on network cluster of FPGAs, GPUs, and CPUs
- Two-step process
 - Specify type of cluster user wants (e.g 10 FPGAs, 5 GPUs)
 - User is provided a virtual cluster where they would run their application




Components

- OpenStack
 - Used to provision VM with FPGA and Xilinx Tools and Cluster tools
 - Also GPUs, so far
- SnuCL
 - Cluster tool that allows host application to communicate with network devices from SNU
 - OpenCL runtime using MPI to connect to remote devices
- Automation scripts

2

OpenStack

- Large cloud infrastructure providing service
- Nova -> component responsible for provisioning resources




Application

- Video Processing Application
- Dynamic number of streams sent into cluster to be processed
- The processing on the device kernel can be substituted for a library of video processing applications

- Currently implemented object edge detection



First Application



FPL 2015 Reconfigurable Computing for the Masses, Really?

Ĕ



Application Status

- Application is currently working on the cloud with multiple software-simulated FPGAs and one physical FPGA
- Streams dynamically added and dropped
- So far, only a summer project using "off-the-shelf" components to make something work
- It's only the beginning!





3 2


BIGQUERY (APACHE DRILL) CASE STUDY




September 4, 2015

BigQuery

- Interactive query service for massive datasets.
- Provided by Google
- Uses thousands of servers
- Uses SQL








Future Challenge

Direct connections between FPGAs



Ō

U U P





3 6

ACCELERATING COMPUTATIONS IN APACHE SPARK



September 4, 2015

Apache Spark


- Reliable large-scale distributed data processing engine
- Key Features:
 - In-memory analysis
 - Interactive applications
- Main abstraction: Resilient Distributed Dataset (RDD)
 - Fault-tolerance abstraction representing data
- Efficient execution model
- Supports Java, Scala, and Python





System Architecture

Set of identical CPU-FPGA nodes




Ō

U U P



System Architecture Cont'd

Datapath






Ō

U

ĕ


System Architecture Cont'd

Hardware Design



System Prototype

- Spark Cluster on 16 Zynq boards
- Could run on OpenCLoud





Ō

U U P





 \circ

Þ

4 2

September 4, 2015

Who are the Masses?

- Any application developer writing software and wishing to do some computation
- Don't want/need to know what is actually doing the computation
 - Just get the job done quickly (performance) and cheaply (short time, low cost of power, open source)

Linux fits this model




3

Open standard APIs are needed

- Hardware abstraction layer for software
 Software talking to FPGA
- Hardware abstraction layer for hardware
 - Application hardware talking to "shell"
 - Enable portability of hardware modules
- Enable portability between devices and vendors
- Can build other abstractions on top



The Stack



Þ

Harden the Shell

- Current shells are implemented in soft logic to glue together the interfaces and provide services
- Uses significant resources
- Once the requirements are determined and volumes merit, then harden it
 - Important aspect is security and protection
 - Could still be vendor dependent, but should make the standard interface much lighter to build in soft logic



6






Ō

Þ


4

September 4, 2015

OpenCL for FPGAs



SPIR-V from Khronos






OC U DP

4

9







 \circ

Ρ

5

September 4, 2015

RC for the Masses?

- HLS is only part of the solution
- Lot's of other infrastructure needed
- First need to take existing and familiar environments and insert FPGAs into them in a way that hides as much of the scary stuff as possible ("platforms" from the first keynote)
- Then make it easier to build new environments by developing open source standards that make it easy to port the environments easily across platforms so that they become pervasive



September 4, 2015

Questions?



FPL 2015 Reconfigurable Computing for the Masses, Really?

Ō